stewie1350
Member
im tryin to find the board.sholes.c to overclock the admire but its not in here if anybody can tell me if its a different file
-
After 15+ years, we've made a big change: Android Forums is now Early Bird Club. Learn more here.
Root mach-omap2
- Thread starter stewie1350
- Start date
-
- Tags
- samsung admire
SacredBloodlin
Android Enthusiast
Download req0's overclock kernel, its set to 900Mhz by default, then you can use CPU Master to underclock it. Flash the kernel before flashing the rom you want to use it on. He set it to 900Mhz by default because thats the highest he could get his to go before it became unstable.
You making a kernel
PlayfulGod
Extreme Android User
thats because the admire isnt omap, its msm7x27!!! 
stewie1350
Member
Thank u playfulgod
PlayfulGod
Extreme Android User
the file that would need edited is the acpuclock.cThank u playfulgod
stewie1350
Member
Thank u again
stewie1350
Member
Yes im goin to test if at least i can get the admire to 910 to 920 lets see what happens
Yes im goin to test if at least i can get the admire to 910 to 920 lets see what happens
Lol i wish you the best of luck my friend ... But did you know that req0 got it at 1ghz stable (thats a little motivation so you can push the phone to its limits)
stewie1350
Member
Yea and the battery blew up he's lucky he didnt get burned
Lol true
stewie1350
Member
this is what i did
/* 7x27 normal with CDMA-only modem - PLL0 and PLL1 swapped and pll2 @ 800 */
static struct clkctl_acpu_speed pll0_960_pll1_196_pll2_800[] = {
{ 0, 19200, ACPU_PLL_TCXO, 0, 0, 19200, 0, 0, 24576 },
{ 1, 98304, ACPU_PLL_1, 1, 1, 98304, 0, 3, 49152 },
{ 0, 120000, ACPU_PLL_0, 4, 7, 60000, 1, 3, 49152 },
{ 1, 196608, ACPU_PLL_1, 1, 0, 65536, 2, 4, 98304 },
{ 0, 200000, ACPU_PLL_2, 2, 3, 66667, 2, 4, 98304 },
{ 1, 320000, ACPU_PLL_0, 4, 2, 160000, 1, 5, 120000 },
{ 0, 400000, ACPU_PLL_2, 2, 1, 133333, 2, 5, 120000 },
{ 1, 480000, ACPU_PLL_0, 4, 1, 160000, 2, 6, 120000 },
{ 1, 800000, ACPU_PLL_2, 2, 0, 200000, 3, 7, 120000 },
{ 1, 850000, ACPU_PLL_0, 2, 1, 200000, 3, 8, 120000 },
{ 1, 900000, ACPU_PLL_2, 2, 2, 200000, 3, 9, 120000 },
{ 1, 910000, ACPU_PLL_0, 2, 3, 200000, 4, 0, 120000 },
{ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, {0, 0, 0}, {0, 0, 0} }
THE TOP ONE IS WRONG ^^^^^^^^^^^^^^
THIS IS THE RIGHT ONE
/* 7x27 normal with CDMA-only modem - PLL0 and PLL1 swapped */
static struct clkctl_acpu_speed pll0_960_pll1_196_pll2_1200[] = {
{ 0, 19200, ACPU_PLL_TCXO, 0, 0, 19200, 0, 0, 24576 },
{ 1, 98304, ACPU_PLL_1, 1, 1, 98304, 0, 3, 49152 },
{ 0, 120000, ACPU_PLL_0, 4, 7, 60000, 1, 3, 49152 },
{ 1, 196608, ACPU_PLL_1, 1, 0, 65536, 2, 4, 98304 },
{ 0, 200000, ACPU_PLL_2, 2, 5, 66667, 2, 4, 98304 },
{ 1, 320000, ACPU_PLL_0, 4, 2, 160000, 1, 5, 120000 },
{ 0, 400000, ACPU_PLL_2, 2, 2, 133333, 2, 5, 120000 },
{ 1, 480000, ACPU_PLL_0, 4, 1, 160000, 2, 6, 120000 },
{ 1, 600000, ACPU_PLL_2, 2, 1, 200000, 2, 7, 120000 },
#ifdef CONFIG_MSM7X27_OVERCLOCK
{ 1, 800000, ACPU_PLL_0, 4, 0, 200000, 3, 7, 122880 },
{ 1, 852000, ACPU_PLL_0, 4, 0, 213000, 3, 7, 122880 },
{ 1, 880000, ACPU_PLL_0, 4, 0, 220000, 3, 7, 122880 },
{ 1, 900000, ACPU_PLL_0, 4, 0, 225000, 3, 7, 122880 },
{ 1, 910000, ACPU_PLL_0, 4, 0, 228000, 3, 7, 122880 },
#endif
{ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, {0, 0, 0}, {0, 0, 0} }
/* 7x27 normal with CDMA-only modem - PLL0 and PLL1 swapped and pll2 @ 800 */
static struct clkctl_acpu_speed pll0_960_pll1_196_pll2_800[] = {
{ 0, 19200, ACPU_PLL_TCXO, 0, 0, 19200, 0, 0, 24576 },
{ 1, 98304, ACPU_PLL_1, 1, 1, 98304, 0, 3, 49152 },
{ 0, 120000, ACPU_PLL_0, 4, 7, 60000, 1, 3, 49152 },
{ 1, 196608, ACPU_PLL_1, 1, 0, 65536, 2, 4, 98304 },
{ 0, 200000, ACPU_PLL_2, 2, 3, 66667, 2, 4, 98304 },
{ 1, 320000, ACPU_PLL_0, 4, 2, 160000, 1, 5, 120000 },
{ 0, 400000, ACPU_PLL_2, 2, 1, 133333, 2, 5, 120000 },
{ 1, 480000, ACPU_PLL_0, 4, 1, 160000, 2, 6, 120000 },
{ 1, 800000, ACPU_PLL_2, 2, 0, 200000, 3, 7, 120000 },
{ 1, 850000, ACPU_PLL_0, 2, 1, 200000, 3, 8, 120000 },
{ 1, 900000, ACPU_PLL_2, 2, 2, 200000, 3, 9, 120000 },
{ 1, 910000, ACPU_PLL_0, 2, 3, 200000, 4, 0, 120000 },
{ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, {0, 0, 0}, {0, 0, 0} }
THE TOP ONE IS WRONG ^^^^^^^^^^^^^^
THIS IS THE RIGHT ONE
/* 7x27 normal with CDMA-only modem - PLL0 and PLL1 swapped */
static struct clkctl_acpu_speed pll0_960_pll1_196_pll2_1200[] = {
{ 0, 19200, ACPU_PLL_TCXO, 0, 0, 19200, 0, 0, 24576 },
{ 1, 98304, ACPU_PLL_1, 1, 1, 98304, 0, 3, 49152 },
{ 0, 120000, ACPU_PLL_0, 4, 7, 60000, 1, 3, 49152 },
{ 1, 196608, ACPU_PLL_1, 1, 0, 65536, 2, 4, 98304 },
{ 0, 200000, ACPU_PLL_2, 2, 5, 66667, 2, 4, 98304 },
{ 1, 320000, ACPU_PLL_0, 4, 2, 160000, 1, 5, 120000 },
{ 0, 400000, ACPU_PLL_2, 2, 2, 133333, 2, 5, 120000 },
{ 1, 480000, ACPU_PLL_0, 4, 1, 160000, 2, 6, 120000 },
{ 1, 600000, ACPU_PLL_2, 2, 1, 200000, 2, 7, 120000 },
#ifdef CONFIG_MSM7X27_OVERCLOCK
{ 1, 800000, ACPU_PLL_0, 4, 0, 200000, 3, 7, 122880 },
{ 1, 852000, ACPU_PLL_0, 4, 0, 213000, 3, 7, 122880 },
{ 1, 880000, ACPU_PLL_0, 4, 0, 220000, 3, 7, 122880 },
{ 1, 900000, ACPU_PLL_0, 4, 0, 225000, 3, 7, 122880 },
{ 1, 910000, ACPU_PLL_0, 4, 0, 228000, 3, 7, 122880 },
#endif
{ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, {0, 0, 0}, {0, 0, 0} }
PlayfulGod
Extreme Android User
stable, prolly not w/i undervolting the pi55 out of it and then it wont have no better performance than it does @900Mhz.
stewie1350
Member
Where can i find the pi55
PlayfulGod
Extreme Android User
the bold #'s, but like I said all you're going to accomplish is a faster cpufreq # and no performance gains.
stewie1350
Member
That sucks :what: